



NANOELECTRONICS AS INNOVATION DRIVER FOR A GREEN SUSTAINABLE WORLD

Cor Claeys



HUMAN+++++

TECHNOLOGY IN EVERY ASPECT OF OUR LIFE



4.5 BILLION CELL PHONES

© SOE PICE, TOKYO, OCTOBER 4, 2011 C. CLAEYS



SMART PHONE EASY TO USE INNOVATIVE APPS

C. COE PICE, TOKYO, OCTOBER 4, 2011 C. CLAEYS

A hand is holding a tablet that displays a composite image. The background of the tablet is a cityscape, likely New York City. Overlaid on the cityscape is a financial candlestick chart with blue and red bars and connecting lines. In the center of the chart is a globe. The globe is covered with various numbers and arrows, suggesting global financial data. The text is overlaid on the tablet screen.


54 MILLION UNITS IN 2011
208 MILLION BY 2014
2011 EXPLOSION TABLET PC



SMARTER MOBILITY ROAD VIEW TRANSMITTING SYSTEM



KEEP INCREASE OF THE NUMBER OF
COMPONENTS.
COST PER COMPONENTS DECREASES!




Integrated Circuit Complexity

Transistors
Per Die


10^{10}
 10^9
 10^8
 10^7
 10^6
 10^5
 10^4

- ◆ 1965 Actual Data
- MOS Arrays ▲ MOS Logic 1975 Actual Data
- 1975 Projection
- Memory
- ▲ Microprocessor




More Moore

TECHNOLOGY ROADMAP: STRATEGIC AGENDA



SCALING HAMPERED BY LEAKAGE CURRENTS



2. Gate oxide leakage or Tunneling current

- As oxide thins down, leakage increases exponentially

Need new materials and/or new architectures !

1. Subthreshold leakage


- ▶ Shorter channel lengths
- ▶ Threshold voltage not scaling as fast as V_{DD}

TACKLING THE POWER PROBLEM

Gate
Leakage



Solution → New Material
e.g., **High-K** dielectric




TACKLING THE POWER PROBLEM

Gate
Leakage



Solution → New Material
e.g., **High-K** dielectric



Sub- V_T
Leakage




Solution → New Architecture
e.g., **Fully Depleted Devices**
for better
Short-Channel control

TRANSISTOR SCALING

New process modules

New materials

New device concepts



STRESS ENGINEERING :A DRIVING FORCE

90nm

- e-SiGe + tCESL
- (100)/[100] + tCESL

65nm

- SMT^{x1}
- e-SiGe + tCESL
- (100)/<100> + tCESL
- DUAL CESL

45nm

- SMT^{x2}
- e-SiGe + tCESL
- e-SiGe + DUAL CESL
- DUAL CESL

32nm

- SMT^{x3}
- e-SiGe + tCESL
- e-SiGe + DUAL CESL
- DUAL CESL

- SPT
(Stress Proximity Technique)


- *(Surface Engineering:
(110)/<110>
pMOS;
(100)/<100>
nMOS)*

- SPT
(Stress Proximity Technique)

- Surface Engineering:
(110)/<110>
pMOS
(100)/<100>
nMOS

- e-SiC

**Stress engineering
does not solve
the power problem!**




TRANSISTOR SCALING



New process modules

New materials


New device concepts





Ge PMOS




J. Mitard et al., IEDM 2008, p. 873



Ge PMOS – INTERFACE ENGINEERING






Ge DEVICES – SURFACE PASSIVATION



Cross-sectional TEM images of a high-k gate stack on a Ge surface passivated by different thicknesses of Si. At 12 MLs of silicon, the layer relaxes, giving rise to misfit dislocations at the interface.

HIGH-MOBILITY GE-BASED IMPLANT-FREE QUANTUM WELL DEVICES



2nd generation SiGe QW with additional eSiGe S/D booster achieved extremely high performance ($I_{on} = 1 mA/um$) combined with intrinsically superb Short-Channel control (DIBL $\sim 130 mV/V$, $L_g \sim 30 nm$)


CMOS WITH HIGH-MOBILITY CHANNEL MATERIALS

S. Takagi, The University of Tokyo, INC4 2008


	Si	Ge	GaAs	InP	InAs	InSb
electron mob. (cm ² /Vs)	1600	3900	9200	5400	40000	77000
electron effective mass (/m ₀)	m _t : 0.19 m _l : 0.916	m _t : 0.082 m _l : 1.467	0.067	0.082	0.023	0.014
hole mob. (cm ² /Vs)	430	1900	400	200	500	850
hole effective mass (/m ₀)	m _{HH} : 0.49 m _{LH} : 0.16	m _{HH} : 0.28 m _{LH} : 0.044	m _{HH} : 0.45 m _{LH} : 0.082	m _{HH} : 0.45 m _{LH} : 0.12	m _{HH} : 0.57 m _{LH} : 0.35	m _{HH} : 0.44 m _{LH} : 0.016
band gap (eV)	1.12	0.66	1.42	1.34	0.36	0.17
permittivity	11.8	16	12	12.6	14.8	17

- Ge has lightest hole m*
⇒ good for pMOS
- Many III-V materials have light electron m*
⇒ ideal for nMOS

Combination of high mobility III-V nMOS and (strained) Ge pMOS integrated on Si substrate for ultimate CMOS performance








Ge AS INTERMEDIATE SEMICONDUCTOR



- A wide range of materials could be grown on a Silicon wafer with Ge as an intermediate material to achieve low defect-density III-V Silicon
 - Most interesting candidates: GaAs, InGaAs, InAs,

HIGH-MOBILITY IIIV-BASED QW DEVICES


[Imec, IEDM'09]



- Demonstration of:
 - ✓ Common gate stack for IIIV & Ge based devices
 - ✓ Selective IIIV integration, directly on Silicon substrate
- Issue left of Dit @ interface IIIV – gate stack

SELECTIVE EPI GROWTH OF Ge AND III/V AFTER STI



- ❑ Selective growth of Ge epi after STI formation on Si wafer
 - Low defect densities obtained after proper annealing
 - Provides flat surface that allows further scaling of transistor gate length




- ❑ Good quality selective growth of thin (In)GaAs on Ge demonstrated
 - No large defects or dislocations can be observed by TEM

SELECTIVE GROWTH OF Ge AND III/V ON SI WAFERS


- ✓ Local selective growth after STI allows integration of Ge and III/V materials on Si wafers, also for FinFET's.
 - confined growth to grow materials with high lattice mismatch to Si, $\gg t_c$





MULTI-GATE STRUCTURES




MATERIALS AND DEVICES




Strained Si
High-k
Metal gate
Multi gate



SRAM CELL SIZE ROADMAP




0.089 μm^2 SRAM




Single → Double patterning

- ✓ 2nd generation FinFET-based 22nm SRAM cell (10% smaller)
- ✓ ... and already gearing for 16nm!

CONCEPTS FOR FULLY DEPLETED CHANNEL




imec




FinFET

imec




UTBox-SOI

imec




Quantum Well

EXPLORATORY CONCEPTS




Tunnel FET



Graphene FET

DEVICES WITH REDUCED POWER CONSUMPTION

- Improved subthreshold slope devices can have high I_{ON}/I_{OFF} ratio at low switching voltage → reduced supply voltage and power consumption
 - For carrier transport limited by thermionic emission over a barrier: $d\psi_S/d(\log_{10}I) \approx 60 \text{ mV/decade}$ at room temperature



- TunnelFET basic idea: use the band-to-band tunneling as an energy filter to overcome the 60mV/decade subthreshold slope limitation**
 - ON/OFF switching determined by band-to-band tunneling at source side

CHOICE TFET MATERIAL: EFFECT OF BANDGAP

- tunneling probability $\sim (E^2 m_r^{1/2} \cdot E_g^{-0.5}) \exp(-A \cdot E_g^{1.5})$


$$E_{g,\text{Si}} = 1.12 \text{ eV}$$

$$E_{g,\text{Ge}} = 0.66 \text{ eV}$$

- I - V curves show:

$$I_{\text{ds,Ge}} \approx 100 I_{\text{ds,Si}}$$


- smaller bandgap improves tunneling,
but want silicon-based




Remark: Ge TFET-curve is shifted to the left for easier comparison

COMPLEMENTARY HETERO-STRUCTURE TFETs


Ge-source
n-TFET



InAs ($\text{In}_{0.6}\text{Ga}_{0.4}\text{As}$) -source
p-TFET




■ ■ ■ : silicon
▨ : germanium
▨ : indium-arsenide




$V_{DD} \sim 0.25\text{V}$ (“Green” Transistor)

A. Verhulst et al., *IEEE Electron Dev. Lett.*, 29, 1398 (2008)

Literature





Mayer *et al.*, IEDM (2008)



Bhuwulka *et al.*, IEEE TED(2004)


FinFET




Leonelli *et al.*, SSDM (2009)

Nanowires

Vandooren *et al.*
VLSI Workshop
(2009)





TFET PERFORMANCE SUMMARY - SEABAUUGH




TUNNEL FET BASED ON NANOWIRES


- Possible implementation of Tunnel FETs using etched nanowires




- Templated and constrained growth of nanowires




Growth can be performed partially or fully constrained, with or without catalyst



III-V AND GRAPHENE TFETS




tunneling // to the gate
oblique to the gate field




tunneling $\perp$ to the gate
in-line with the gate field

Tunnel transistors geometries



nanowire TFET
gate-all-around - best electrostatics

11a0813 ~ AsTFET.ai




graphene nanoribbon (GNR) TFET
 n and p channel currents commensurate

A. Seabaugh – ESSDERC 2011

CARBON STRUCTURES


0D



Fullerenes

Curl, Kroto &
Smalley 1985
Nobel prize 1996


1D



Carbon
nanotubes

Multi-wall 1991
Single-wall 1993


2D



Graphene

2004
Geim, Novoselov
Nobel prize 2010

3D




Graphite

XVI century

FIELD-EFFECT DEVICES



“Classical” field-effect approach




- Top and bottom gates
- Ion/Ioff ratio ~10 at 300K

Cannot switch it off!

Lemme et al., IEEE Electron. Dev. Lett. 28, 4 (2007)




COMPARISON OF FREQUENCY PERFORMANCE



F. Schwier, Proc. Int. Conf. on Solid-State and Integrated Circuit Techn., Eds. T.-A. Tang and Y.-L. Jiang , pp. 1202-1205 (2010)

CNT INTERCONNECTS

- CNT exhibit enhanced electrical and thermal properties over Cu



Current capacity:




- Cu $\sim 10^6$ A/cm²
- CNTs $\sim 10^9$ A/cm²

Thermal conductivity:


- Cu ~ 400 W/m·K
- CNTs ~ 5000 W/m·K

- High-density of MW CNT obtained with Fe on Ti


- Approaches density needed for interconnects $\sim 10^{12}$ MWCNT or $\sim 10^{13}$ cm⁻² CNT shells
 - Outer diameter of 6.5 – 8.0 nm (with 7- 10 sheets), inner diameter ~ 5 nm




NANO-BIO VISION: BIO AND ICT MEET AT THE NANOSCALE



ARTIFICIAL SYNAPSE = functional interface allowing bi-directional communication between a neuron and an integrated circuit = neurons-on-chip



A MEDICAL LAB OF ONLY 1X1 cm²





Detection platforms for low concentrations of disease molecules:

- Fast
- Easy to use
- Cost effective

ORGANIC MICROPROCESSOR

C-COE PICE, TOKYO, OCTOBER 4, 2011 C. CLAEYS





1971: Intel 4004

First Si μ Proc.

10 μ m

4 bit

pMOS

-15V V_{dd}

2300 TOR

108 KHz



2011: imec & Holst

First plastic μ Proc.

5 μ m

8 bit

pMOS, dual V_t


-10V V_{dd}

2000 TOR


6 Hz

Courtesy P. Heremans


SOLAR+ Roadmap




Achievable direct cost module level (€/W_p)



ORGANIC SOLAR CELLS EFFICIENCIES ABOVE 5%



MULTI-JUNCTION SOLAR CELLS: STATE-OF-THE-ART (WORLDWIDE)




Record conversion efficiencies obtained (32% under 1 sun, 40.1% under concentration)

Key technologies:


- current matching of top and middle cell
- wide-gap tunnel junction
- exact lattice matching (1% Indium added in GaAs cell)
- InGaP disordering
- Ge junction formation

GaN ON **Si** FOR LOWER COST POWER & LED DEVICES





GaN growth on Si




Power HEMTs




LEDs



GaN FOR POWER CONVERSION AND SOLID-STATE LIGHTING



CMORE



An abstract, artistic splash of purple ink or paint, rendered in various shades of magenta and violet. The splash originates from the top left and flows downwards and to the right, creating a sense of movement and fluidity. The ink forms intricate, swirling patterns and fine, trailing lines.

**ASPIRE
INVENT
ACHIEVE**

