

#### NANOELECTRONICS AS INNOVATION DRIVER FOR A GREEN SUSTAINABLE WORLD

**Cor Claeys** 



## HUMAN++++

### TECHNOLOGY IN EVERY ASPECT OF OUR LIFE

# 4.5 BILLION CELL-PHONES

THE OWNER WITH THE OW

State of Lot of

(contrastion)

1

and an other states

- CACCO

26261

### SMART PHONE EASYTO USE INNOVATIVE APPS

## 54 MILLION UNITS IN 2011 208 MILLION BY 2014 2011 EXPLOSION TABLET PC





A 10

imec

### SMARTER MOBILITY ROAD VIEW TRANSMITTING SYSTEM

Copyright Art. Lettedey Budo

C-COE PICE, TOKYO, OCTOBER 4, 2011 C. CLAEYS

TIR

X123YH

#### KEEP INCREASE OF THE NUMBER OF COMPONENTS. COST PER COMPONENTS DECREASES!



### **Integrated Circuit Complexity**



### TECHNOLOGY ROADMAP: STRATEGIC AGENDA



#### **SCALING HAMPERED BY LEAKAGE CURRENTS**



#### **TACKLING THE POWER PROBLEM**





#### Solution → New Material e.g., High-K dielectric

#### **TACKLING THE POWER PROBLEM**



### **TRANSISTOR SCALING**



### **STRESS ENGINEERING : A DRIVING FORCE**

90nm	65nm	<b>45nm</b>	<b>32nm</b>	
	• SMT <sup>x1</sup>	• SMT <sup>x2</sup>	• SMT <sup>x3</sup>	
<ul> <li>e-SiGe + tCESL</li> <li>(100)/[100] + tCESL</li> </ul>	<ul> <li>e-SiGe + tCESL</li> <li>(100)/&lt;100&gt; + tCESL</li> <li>DUAL CESL</li> </ul>	<ul> <li>e-SiGe + tCESL</li> <li>e-SiGe + DUAL CESL</li> <li>DUAL CESL</li> </ul>	<ul> <li>e-SiGe + tCESL</li> <li>e-SiGe + DUAL CESL</li> <li>DUAL CESL</li> </ul>	
	<b>AINGERING</b>	• SPT (Stress Proximity Technique)	• SPT (Stress Proximity Technique)	
		<ul> <li>(Surface Engineering: (110)/&lt;110&gt; pMOS; (100)/&lt;100&gt; nMOS)</li> </ul>	<ul> <li>Surface         <ul> <li>Engineering:</li> <li>(110)/&lt;110&gt;</li> <li>pMOS</li> <li>(100)/&lt;100&gt;</li> <li>nMOS</li> </ul> </li> </ul>	
0			• e-SiC	

### **TRANSISTOR SCALING**

![](_page_14_Figure_1.jpeg)

### Ge PMOS

![](_page_15_Picture_1.jpeg)

![](_page_15_Figure_2.jpeg)

J. Mitard et al., IEDM 2008, p. 873

![](_page_15_Figure_4.jpeg)

### Ge PMOS – INTERFACE ENGINEERING

![](_page_16_Figure_1.jpeg)

![](_page_16_Picture_2.jpeg)

### Ge DEVICES – SURFACE PASSIVATION

![](_page_17_Figure_1.jpeg)

Cross-sectional TEM images of a high-k gate stack on a Ge surface passivated by different thicknesses of Si. At 12 MLs of silicon, the layer relaxes, giving rise to misfit dislocations at the interface.

#### HIGH-MOBILITY GE-BASED IMPLANT-FREE QUANTUM WELL DEVICES

![](_page_18_Figure_1.jpeg)

2<sup>nd</sup> generation SiGe QW with additional eSiGe S/D booster achieved extremely <u>high performance</u> (Ion=ImA/um) combined with intrinsically <u>superb Short-</u> <u>Channel control</u> (DIBL ~ I30mV/V, Lg ~ 30nm)

### CMOS WITH HIGH-MOBILITY CHANNEL MATERIALS

S. Takagi, The University of Tokyo, INC4 2008

	Si	Ge	GaAs	InP	InAs	InSb
electron mob. (cm²/Vs)	1600	3900	9200	5400	40000	77000
electron effective mass (/m <sub>0</sub> )	m <sub>t</sub> : 0.19 m <sub>l</sub> : 0. 916	m <sub>t</sub> : 0.082 m <sub>t</sub> : 1.467	0.067	0.082	0.023	0.014
hole mob. (cm²/Vs)	430	1900	400	200	500	850
hole effective mass (/m <sub>0</sub> )	m <sub>HH</sub> : 0.49 m <sub>LH</sub> : 0.16	m <sub>HH</sub> : 0.28 m <sub>LH</sub> : 0.044	m <sub>HH</sub> : 0.45 m <sub>LH</sub> : 0.082	т <sub>нн</sub> : 0.45 т <sub>LH</sub> : 0.12	т <sub>нн</sub> : 0.57 т <sub>LH</sub> : 0.35	m <sub>HH</sub> : 0.44 m <sub>LH</sub> : 0.016
band gap (eV)	1.12	0.66	1.42	1.34	0.36	0.17
permittivity	11.8	16	12	12.6	14.8	17

- Ge has lightest hole m\*
   Good for pMOS
  - $\Rightarrow$  good for pMOS

 Many III-V materials have light electron m\*
 ⇒ ideal for nMOS si CMOS

Combination of high mobility III-V nMOS and (strained) Ge pMOS integrated on Si substrate for ultimate CMOS performance

![](_page_19_Figure_7.jpeg)

### Ge AS INTERMEDIATE SEMICONDUCTOR

![](_page_20_Figure_1.jpeg)

- A wide range of materials could be grown on a Silicon wafer with Ge as an intermediate material to achieve low defect-density III-V Silicon
  - Most interesting candidates: GaAs, InGaAs, InAs, .....

#### HIGH-MOBILITY IIIV-BASED QW DEVICES

![](_page_21_Figure_1.jpeg)

![](_page_21_Picture_2.jpeg)

#### > Demonstration of:

- ✓ Common gate stack for IIIV & Ge based devices
- ✓ Selective IIIV integration, directly on Silicon substrate
- ➢ Issue left of Dit @ interface IIIV gate stack

### SELECTIVE EPI GROWTH OF Ge AND III/V AFTER STI

□ Selective growth of Ge epi after STI formation on Si wafer

- Low defect densities obtained after proper annealing
- Provides flat surface that allows further scaling of transistor gate length

![](_page_22_Figure_4.jpeg)

Good quality selective growth of thin (In)GaAs on Ge demonstrated
 No large defects or dislocations can be observed by TEM

imec

© IMEC 2011 / CONFIDENTIAL C-COE PICE, TOKYO, OCTOBER 4, 2011 C. CLAEYS

### SELECTIVE GROWTH OF Ge AND III/V ON SI WAFERS

☑ Local selective growth after STI allows integration of Ge and III/V materials on Si wafers, also for FinFET's.

confined growth to grow materials with high lattice mismatch to Si, >> t<sub>c</sub>

![](_page_23_Figure_3.jpeg)

#### **MULTI-GATE STRUCTURES**

![](_page_24_Figure_1.jpeg)

### **MATERIALS AND DEVICES**

![](_page_25_Picture_1.jpeg)

imec

![](_page_26_Figure_0.jpeg)

![](_page_27_Figure_0.jpeg)

### **EXPLORATORY CONCEPTS**

![](_page_28_Picture_1.jpeg)

![](_page_28_Picture_2.jpeg)

#### **Graphene FET**

#### **Tunnel FET**

### **DEVICES WITH REDUCED POWER CONSUMPTION**

- □ Improved subthreshold slope devices can have high  $I_{ON}/I_{OFF}$  ratio at low switching voltage  $\rightarrow$  reduced supply voltage and power consumption
  - For carrier transport limited by thermionic emission over a barrier:  $d\psi_S/d(\log_{10}I) \approx 60 \text{ mV/decade at room temperature}$

![](_page_29_Figure_3.jpeg)

Band gap blocks 0.5 Energy [eV] 0.5 E, tunnel current gate -1.5 -2 0 50 100 150 Distance [nm] р n **E**<sub>c</sub> 1.5 ON 0.5 0 0 -0.5 E, Band-to-band tunneling -1.5 -2 0 50 100 150 Distance [nm]

OFF

E<sub>c</sub>

1.5

- TunnelFET basic idea: use the band-to-band tunneling as an energy filter to overcome the 60mV/decade subthreshold slope limitation
  - ON/OFF switching determined by band-to-band tunneling at source side

### **CHOICE TFET MATERIAL: EFFECT OF BANDGAP**

![](_page_30_Figure_1.jpeg)

Remark: Ge TFET-curve is shifted to the left for easier comparison

### COMPLEMENTARY HETERO-STRUCTURE TFETS

![](_page_31_Figure_1.jpeg)

A. Verhulst et al., IEEE Electron Dev. Lett., 29, 1398 (2008)

![](_page_32_Figure_0.jpeg)

#### **TFET PERFORMANCE SUMMARY - SEABAUGH**

![](_page_33_Figure_1.jpeg)

### **TUNNEL FET BASED ON NANOWIRES**

Possible implementation of Tunnel FETs using etched nanowires

![](_page_34_Figure_2.jpeg)

![](_page_34_Picture_3.jpeg)

#### Templated and constrained growth of na

![](_page_34_Figure_5.jpeg)

Growth can be performed partially or fully constrained, with or without catalyst

![](_page_34_Picture_7.jpeg)

### **III-VAND GRAPHENE TFETS**

![](_page_35_Figure_1.jpeg)

tunneling // to the gate oblique to the gate field

tunneling ⊥ to the gate in-line with the gate field

**Tunnel transistors geometries** 

![](_page_35_Figure_5.jpeg)

gate-all-around - best electrostatics

#### graphene nanoribbon (GNR) TFET *n* an *p* channel currents commensurate

#### A. Seabaugh – ESSDERC 2011

### **CARBON STRUCTURES**

![](_page_36_Figure_1.jpeg)

#### Fullerenes

Curl, Kroto & Smalley 1985 Nobel prize 1996

#### Carbon nanotubes

Multi-wall 1991 Single-wall 1993

#### Graphene

2004 Geim, Novoselov Nobel prize 2010

![](_page_36_Picture_8.jpeg)

Graphite

XVI century

### **FIELD-EFFECT DEVICES**

"Classical" field-effect approach

![](_page_37_Figure_2.jpeg)

![](_page_37_Picture_3.jpeg)

![](_page_37_Figure_4.jpeg)

- Top and bottom gates
- Ion/loff ratio ~10 at 300K

```
Cannot switch it off!
```

Lemme et al., IEEE Electron. Dev. Lett. 28, 4 (2007)

### **COMPARISON OF FREQUENCY PERFORMANCE**

![](_page_38_Figure_1.jpeg)

![](_page_38_Figure_2.jpeg)

### **CNT INTERCONNECTS**

#### **CNT** exhibit enhanced electrical and thermal properties over Cu

![](_page_39_Figure_2.jpeg)

- High-density of MW CNT obtained with Fe on Ti
  - Approaches density needed for interconnects ~10<sup>12</sup> MWCNT or ~10<sup>13</sup> cm<sup>-2</sup> CNT shells
    - Outer diameter of 6.5 8.0 nm (with 7-10 sheets), inner diameter ~ 5nm

![](_page_39_Figure_6.jpeg)

![](_page_39_Figure_7.jpeg)

~ 400 W/m K

# NANO-BIO VISION: BIO AND ICT MEET AT THE NANOSCALE

![](_page_40_Figure_1.jpeg)

**ARTIFICIAL SYNAPSE =** functional interface allowing <u>bi-directional communication</u> between a neuron and an integrated circuit = neurons-on-chip

![](_page_41_Figure_1.jpeg)

### A MEDICAL LAB OF ONLY IXI cm<sup>2</sup>

![](_page_42_Picture_1.jpeg)

- Fast
- Easy to use
- Cost effective

### ORGANIC **MICROPROCESSOR**

C-COE PICE, TOKYO, OCTOBER 4, 2011 C. CLAEYS

mon carte o moust had reading and and and Concessions as gummer to say any statistical manager alles and the states of the st

71

T

and the state of t CALIFORNIA CALIFORNIA DA DA AL ANALAR ANALAR ANALAR ANALAR ANA and the state of the sum taxation a sumation

יוווידיועימיעיד אינופעראעע אינאיעאאאע

FIRE LARGER STREET AND STREET AND STREET 

ALTER OF ST STATEMENT OF STATEMENT OF STATEMENTS THE THE PARTY OF T

8B-

PPL

![](_page_44_Picture_0.jpeg)

<u>1971: Intel 4004</u> First Si μProc. 10 μm 4 bit pMOS -15VVdd 2300 TOR 108 KHz

imec

![](_page_44_Picture_2.jpeg)

2011: im ec & Holst First plastic μProc. 5 μm 8 bit pMOS, dual Vt - I0V Vdd 2000 TOR 6 Hz

Courtesy P. Heremans

### SOLAR+ Roadmap

![](_page_45_Figure_1.jpeg)

### ORGANIC SOLAR CELLS EFFICIENCIES ABOVE 5%

#### MULTI-JUNCTION SOLAR CELLS: STATE-OF-THE-ART (WORLDWIDE)

![](_page_47_Figure_1.jpeg)

Record conversion efficiencies obtained (32% under 1 sun, 40.1% under concentration)

Key technologies:

- current matching of top and middle cell
- wide-gap tunnel junction
- exact lattice matching (1% Indium added in GaAs cell)
- InGaP disordering
- Ge junction formation

# GaN ON Si FOR LOWER COST POWER & LED DEVICES

### GaN growth on Si

![](_page_48_Picture_2.jpeg)

![](_page_48_Figure_3.jpeg)

![](_page_48_Picture_4.jpeg)

![](_page_48_Figure_5.jpeg)

**Power HEMTs** 

![](_page_48_Picture_6.jpeg)

![](_page_48_Picture_7.jpeg)

![](_page_48_Picture_8.jpeg)

### GaN FOR POWER CONVERSION AND SOLID-STATE LIGHTING

![](_page_50_Picture_0.jpeg)

![](_page_50_Picture_1.jpeg)

![](_page_51_Picture_0.jpeg)

![](_page_51_Picture_1.jpeg)